NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!
For two decades, NVIDIA has pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has grown to encompass video games, movie production, product design, medical diagnosis, and scientific research! Today, we stand at the beginning of the next era, the AI computing era, ignited by a new computing model, GPU deep learning. This new model - where deep neural networks are trained to recognize patterns from substantial amounts of data - has shown to be deeply effective at solving the most sophisticated problems in everyday life.
What You'll be Doing:
You will be working on architecture and design of our state-of-the-art high speed coherent interconnects (NVLINK-C2C) for our mobile SoCs and GPUs.
Collaborate with architects, external partners, software engineers, and circuit designers to deliver a class leading high speed coherent interconnect.
The NVLINK-C2C enables the creation of a new class of integrated products with NVIDIA partners, built via chiplets, allowing NVIDIA GPUs, DPUs, and CPUs to be coherently interconnected with custom silicon.
To learn more about NVIDIA's ultra-fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/
This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
What We Need to See:
BS or equivalent experience in Electrical Engineering or Computer Engineer or related degree required, advanced degrees (MS, PhD) a plus.
6+ years or relevant design experience
Knowledge of industry standard interconnect protocols like PCIE, CXL, AXI, CHI will be useful.
Understanding or experience with Link layer stacks including Data link layer and Physical layer
Experience with physical layer of interconnects such as Memory (DDR, LPDDR etc..) , PCIE , SerDes
Experience and knowledge in architecture, RTL design, performance analysis and power optimization.
Strong working knowledge of Verilog or System Verilog.
Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus.
Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
NVIDIA's NVHPC compilers & tools group seeks a Senior HPC Performance Engineer to analyze and optimize high-performance applications across CPU and GPU architectures and guide compiler and application engineering improvements.
Senior Architect role to design and implement high-performance AI communication and memory libraries while driving hardware-software co-optimization across GPUs, DPUs, NICs, and interconnects at NVIDIA.
Working Families Party is hiring a hands-on Director of Engineering to lead a small team, maintain reliable data infrastructure, and build staff-facing features that support organizing and campaigns.
City and County of San Francisco seeks an Assistant Engineer (Mechanical) to perform field and office engineering duties supporting municipal design, inspection, and project documentation.
Experienced facilities engineering leader sought to manage operations, capital projects, and maintenance standards for Pendry Manhattan West's luxury hotel property in Manhattan.
Game Plan Tech is looking for a Cloud Infrastructure Engineer to build and operate secure, automated GCP environments for federal clients using Terraform, Ansible, and Kubernetes.
Intel is hiring a Packaging Module Development Engineer to develop and qualify thermal material and mechanical design solutions for high-volume semiconductor packaging.
Lead deployment and improvement of complex PCBA test systems at contract manufacturers for Amazon Leo’s satellite hardware, providing onsite debug, training, and failure analysis.
Blue Origin is hiring a senior fluids systems engineer to lead the design, development, and testing of reaction control and heat exchanger subsystems for the New Glenn upper stage.
ACCIONA seeks a Construction Engineering Coordinator to coordinate temporary and permanent works engineering, manage RFIs/submittals, and support field constructability for the SR400 Express Lanes Project in Georgia.
Lead the design and delivery of complex mixed-signal and RF PCB assemblies for next-generation quantum sensors at Vector Atomic, collaborating across hardware and science teams to drive high-performance instrument development.
Experienced equipment engineer needed to manage and maintain RIE, CVD/PVD tools and gas systems in Harvard's high-volume CNS nanofabrication cleanroom while supporting research processes, safety, and user training.
Senior Director to lead and grow the Solutions Architecture/Engineering (SASE) team, delivering technical pre-sales support and architecting colocation, networking and hybrid cloud solutions for enterprise and hyperscale customers across North America.
IAV Automotive Engineering is hiring a Junior Test Engineer to support emissions testing, vehicle prep, and data validation for powertrain and OBD calibration projects.
Experienced or entry-level field engineer for Western outage projects responsible for project execution oversight, client communication, safety compliance, and hands-on field support while traveling most of the year.
NVIDIA is a publicly traded, multinational technology company headquartered in Santa Clara, California. NVIDIA's invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, and ignited the era of modern AI.
71 jobs