Browse 8 exciting jobs hiring in Timing Closure now. Check out companies hiring such as Analog Devices, MicroVision, Marvell in Fort Wayne, Reno, Glendale.
Analog Devices is hiring a Staff AI/ML Digital Design Engineer to lead complex RTL design work while embedding AI/ML-driven automation into digital design flows.
MicroVision is hiring a Senior RTL Engineer to design, implement, verify, and bring-up FPGA/RTL features for market-leading automotive LiDAR systems.
Lead RTL‑to‑GDSII implementation and advance physical design methodology for high‑performance processor and networking ASICs at Marvell's Westborough physical design team.
Lead full-chip and block-level physical implementation of advanced SoCs that power K2's high-power satellites, from synthesis through GDSII and sign-off.
Lead end-to-end physical design for cutting-edge SoCs at a high-growth Series C space company building the most powerful satellites in orbit.
Lead the design and delivery of high-performance, space-qualified ASICs and FPGAs for SpaceX's Starshield national security programs.
SpaceX Starshield is hiring a Senior ASIC Design Engineer to develop and verify next-generation FPGA/ASIC solutions for national-security space and ground systems.
CX2 is hiring an FPGA Engineer in El Segundo to develop and optimize FPGA-based solutions for real-time radar, EW, and communications systems.
Below 50k*
0
|
50k-100k*
0
|
Over 100k*
8
|