Intel put Silicon in Silicon Valley. No one else is obsessed with engineering and has a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow.
The Role and Impact:
As a CPU Logic Design Engineer, you will play a critical role in designing and optimizing the logic for Intel's cutting-edge processors. You will drive the development of register transfer level (RTL) code and simulation for the CPU, enabling creation of cell libraries, functional units, and CPU IP blocks for integration into full-chip designs. Your expertise will be pivotal in defining architecture and microarchitecture features, ensuring Intel continues to deliver innovative solutions that lead the industry in performance, energy efficiency, and design integrity. By contributing to the development and optimization of logic structures, you will help create technology that enriches the lives of every person on Earth, while enabling Intel to achieve its broader mission of engineering a brighter future.
Key Responsibilities:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.
Minimum Qualifications:
Bachelor's degree in electrical engineering, computer engineering, or computer science with 7+ years of relevant experience; OR Master's degree with 5+ years of experience; OR PhD with 2+ years of experience.
Preferred Qualifications:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Intel is hiring a Packaging Module Development Engineer to develop and qualify thermal material and mechanical design solutions for high-volume semiconductor packaging.
Drive process integration and technology transfer at Intel Foundry to turn development innovations into reliable, high-volume semiconductor manufacturing solutions.
An engineering role at AbbVie responsible for independently designing, testing, and improving products and processes while coordinating resources and mentoring technicians within a regulated healthcare environment.
Intel Foundry is hiring a Process Integration Engineer in Hillsboro to develop and integrate front-end semiconductor process flows, improve yield, and enable device performance at advanced nodes.
Experienced facilities engineering leader sought to manage operations, capital projects, and maintenance standards for Pendry Manhattan West's luxury hotel property in Manhattan.
Intel is hiring a Packaging Module Development Engineer to develop and qualify thermal material and mechanical design solutions for high-volume semiconductor packaging.
Crusoe is hiring a Senior Manager, Controls Deployment to lead engineering teams deploying high-density EPMS and BMS infrastructure across multi-region construction sites.
Applied Research Associate Engineer to conduct field-based erosion, sediment and stormwater research, perform water-quality sampling and analysis, and support HEC-RAS modeling and engineering design at OSU's Wooster facility.
Launch your engineering career at Rolls‑Royce as an entry-level Control Systems Engineer working on power and propulsion control systems in Indianapolis.
Lead development and validation of engine cycle models (NPSS) to shape high-performance turbine engines for Mach Industries' scalable defense platforms.
Drive process integration and technology transfer at Intel Foundry to turn development innovations into reliable, high-volume semiconductor manufacturing solutions.
Senior Director to lead and grow the Solutions Architecture/Engineering (SASE) team, delivering technical pre-sales support and architecting colocation, networking and hybrid cloud solutions for enterprise and hyperscale customers across North America.
IAV Automotive Engineering is hiring a Junior Test Engineer to support emissions testing, vehicle prep, and data validation for powertrain and OBD calibration projects.
ACCIONA seeks a Construction Engineering Coordinator to coordinate temporary and permanent works engineering, manage RFIs/submittals, and support field constructability for the SR400 Express Lanes Project in Georgia.
Game Plan Tech is looking for a Cloud Infrastructure Engineer to build and operate secure, automated GCP environments for federal clients using Terraform, Ansible, and Kubernetes.