Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy, and consent to receive emails from Rise
Jobs / Job page
Principal Test Development Engineer image - Rise Careers
Job details

Principal Test Development Engineer

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Role Summary

A Principal Test Engineer is a senior technical leader responsible for defining, architecting, and driving end‑to‑end ATE test solutions across silicon bring‑up, characterization, qualification, and high‑volume production. This role combines deep hands‑on expertise, cross‑functional technical leadership, and strategic ownership of test methodology, infrastructure, and test economics.

What You Can Expect

Technical Leadership & Ownership

  • Serve as the technical owner for test strategy and execution across one or more complex silicon programs or technology domains.
  • Architect scalable ATE test solutions for wafer sort and final test on platforms such as Advantest 93K and/or Teradyne.
  • Lead new silicon bring‑up, debug, and root‑cause analysis across silicon, package, probe, hardware, and test program layers.
  • Define and drive test methodologies and best practices across teams and products.

Test Program & Infrastructure Development

  • Lead development and release of:
    • Characterization test programs
    • Qualification test programs
    • Production test programs
  • Optimize test time, coverage, yield, and cost, balancing quality and manufacturing efficiency.
  • Design and review high‑speed ATE load boards, probe cards, and test interfaces in collaboration with hardware teams.
  • Drive test pattern conversion from simulation to ATE and ensure correctness and coverage.

Yield, Quality & Production Excellence

  • Analyze production data to identify systemic yield or quality issues and drive corrective actions.
  • Collaborate closely with Product Engineering, Design, DFx, Ops, and Manufacturing teams to resolve yield detractors.
  • Support production ramps, NPI milestones, and field issues with urgency and technical rigor.

Cross‑Functional & Organizational Impact

  • Act as a technical authority and escalation point within Test Engineering.
  • Lead design‑for‑test (DFT) and testability reviews with design teams.
  • Mentor and guide senior and junior engineers; raise overall technical bar of the organization.
  • Influence roadmap decisions related to test infrastructure, platforms, and automation.

What We're Looking For

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • Typically 10+ years of semiconductor test engineering experience.
  • Deep expertise in:
    • ATE test development (Advantest 93K / Teradyne)
    • High‑speed digital, analog, mixed‑signal, or SerDes testing
    • Test program architecture, debug, and optimization
  • Strong skills in silicon debug, failure analysis, and yield optimization.
  • Programming proficiency (e.g., C/C++, Python, Perl) for test automation and data analysis.

Preferred / Differentiating Skills

  • Proven technical leadership across multiple programs or platforms
  • Experience defining standardized test frameworks or reusable IP
  • Strong understanding of test economics and manufacturing constraints
  • Ability to influence across organizations without direct authority
  • Track record of mentoring engineers and driving engineering excellence

Career Impact

  • High‑visibility technical role with broad influence
  • Drives foundational decisions that affect product quality, cost, and time‑to‑market
  • Acts as a feeder role to Distinguished Engineer, Technical Fellow, or senior leadership paths

Expected Base Pay Range (USD)

138,400 - 204,800, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-AO1

Average salary estimate

$171600 / YEARLY (est.)
min
max
$138400K
$204800K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Marvell logo

What it's like to work at Marvell

Read Reviews
Similar Jobs
Photo of the Rise User
Posted 15 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel is hiring a Packaging Module Development Engineer to develop and qualify thermal material and mechanical design solutions for high-volume semiconductor packaging.

Photo of the Rise User
Posted 4 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony

Lead and scale Zapier’s infrastructure and platform engineering organization, driving an AI-first platform strategy that boosts developer velocity, reliability, and product delivery.

Photo of the Rise User
City and County of San Francisco Hybrid 1 Dr Carlton B Goodlett Pl, San Francisco, CA 94102, USA
Posted 3 hours ago

The City seeks a beginning-level environmental engineer to perform field inspections, support design and prepare engineering reports for municipal projects under supervision.

Photo of the Rise User
Posted 3 hours ago

Support San Francisco's transportation projects as a Junior Engineer performing field inspections, design support, calculations, and reporting for municipal infrastructure and traffic programs.

Posted 13 hours ago

Applied Research Associate Engineer to conduct field-based erosion, sediment and stormwater research, perform water-quality sampling and analysis, and support HEC-RAS modeling and engineering design at OSU's Wooster facility.

Photo of the Rise User
Posted 2 hours ago

Saalex Corporation seeks a Draftsman/Documentation Specialist II to develop and manage technical drawings and controlled documentation for Navy IT, network, and engineering environments in Tidewater, VA and San Diego, CA.

Photo of the Rise User
City and County of San Francisco Hybrid 1 Dr Carlton B Goodlett Pl, San Francisco, CA 94102, USA
Posted 15 hours ago

City and County of San Francisco seeks an Assistant Engineer (Mechanical) to perform field and office engineering duties supporting municipal design, inspection, and project documentation.

Support utility outage projects across the Western US as a traveling Field Engineer responsible for project execution oversight, safety, subcontract coordination, and client communication.

NODA is hiring a Tactical Communications & Networking Engineer to design, deploy, and troubleshoot tactical radio and mesh networking solutions that enable resilient multi-platform autonomy in contested environments.

Photo of the Rise User
Posted 2 hours ago

Lead the architecture and scaling of production business systems, factory infrastructure, and analytics to enable Reliable Robotics' transition from prototype to certifiable autonomous aircraft production.

Photo of the Rise User
Posted 6 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel Foundry is hiring a Process Integration Engineer in Hillsboro to develop and integrate front-end semiconductor process flows, improve yield, and enable device performance at advanced nodes.

Photo of the Rise User

Mainspring Energy seeks a Staff Controls & Automation Engineer to lead design and deployment of scalable control systems and automation for its manufacturing operations.

Lead development and validation of engine cycle models (NPSS) to shape high-performance turbine engines for Mach Industries' scalable defense platforms.

MATCH
Calculating your matching score...
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
No info
HQ LOCATION
No info
EMPLOYMENT TYPE
Full-time, onsite
DATE POSTED
April 10, 2026
Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!